Skip to product information
1 of 1

Low Power Methodology Manual: For System-on-Chip Design (Integrated Circuits and Systems)

Regular price
$58.74 USD
Regular price
Sale price
$58.74 USD
Guaranteed Safe Checkout
Safe Checkout Icons
Description
“Tools alone aren't enough to reduce dynamic and leakage power in complex chip designs - a well-planned methodology is needed. Following in the footsteps of the successful Reuse Methodology Manual (RMM), authors from ARM and Synopsys have written this Low Power Methodology Manual (LPMM) to describe [such] [a] low-power methodology with a practical, step-by-step approach.” Richard Goering, Software Editor, EE Times “Excellent compendium of low-power techniques and guidelines with balanced content spanning theory and practical implementation. The LPMM is a very welcome addition to the field of low power SoC implementation that has for many years operated in a largely ad-hoc fashion.” Sujeeth Joseph, Chief Architect - Semiconductor and Systems Solutions Unit, Wipro Technologies “The LPMM enables broader adoption of aggressive power management techniques based on extensive experience and silicon example with real data that every SOC designer can use to meet the difficulties faced in managing the power issues in deep submicron designs.” Anil Mankar, Sr VP Worldwide Core Engineering and Chief Development Officer, Conexant Systems Inc. “Managing power, at 90nm and below, introduces significant challenges to design flow. The LPMM is a timely and immediately useful book that shows how combination of tools, IP and methodology can be used together to address power management.” Nick Salter, Head of Chip Integration, CSR plc.
ASIN: 0387718184
VSKU: GBV.0387718184.A
Condition: Acceptable
Author/Artist:David Flynn|Robert Aitken|Kaijian Shi|Michael Keating|Alan Gibbons
Binding: Hardcover
Note: Any images shown are stock photographs and product may differ from what is shown.
Condition Notes: This book is in acceptable condition and may have highlighting and or writing throughout. The actual cover image may not match the stock photo, dust jacket may be damaged or missing. Book may show internal and or external wear on spine or cover and may be slightly skewed or have creased pages. This is a used book so codes may be invalid or accompanying media may be missing. May be an Ex library book with stickers and stamps.
Shipping

- No EU import duties.
- Ships within 1-2 business days.
- Ships in our fully recyclable and biodegradable signature boxes.

Returns

Free Refunds up to 7 days

Low Power Methodology Manual: For System-on-Chip Design (Integrated Circuits and Systems)